Jc976 U.S. PTO
09/917127
07/27/01

Class	Subclass	ISSUE CLASSIFICATION

U.S. UTILITY Patent Application

O.I.P.E.	PATENT DATE

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/917127	D	~~257~~ 438	612	~~2815~~ 2822	Trinh

APPLICANTS: Larry Kinsman
Salman Akram

TITLE: Method for fabricating a chip scale package using wafer level processing and devices resulting therefrom

PTO-2040
12/99

BEST AVAILABLE COPY

ISSUING CLASSIFICATION

ORIGINAL CLASS	ORIGINAL SUBCLASS	CROSS REFERENCE(S) CLASS	CROSS REFERENCE(S) SUBCLASS (ONE SUBCLASS PER BLOCK)

INTERNATIONAL CLASSIFICATION

☐ Continued on Issue Slip Inside File Jacket

☐ TERMINAL DISCLAIMER

☐ The term of this patent subsequent to _____ (date) has been disclaimed.

☐ The term of this patent shall not extend beyond the expiration date of U.S. Patent No. _____

☐ The terminal ___ months of this patent have been disclaimed.

DRAWINGS			CLAIMS ALLOWED	
Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.

(Assistant Examiner) (Date)

(Primary Examiner) (Date)

(Legal Instruments Examiner) (Date)

NOTICE OF ALLOWANCE MAILED

ISSUE FEE

Amount Due	Date Paid

ISSUE BATCH NUMBER

WARNING:
The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A (Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)